• May 27, 2016 News!The submission for Special Issue is officially open now!   [Click]
  • May 03, 2016 News!Vol.6, No.6 has been indexed by EI (Inspec).   [Click]
  • Mar 17, 2017 News!Vol.9, No.2 has been published with online version. 13 peer reviewed articles from 4 specific areas are published in this issue.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2010 Vol.2(4): 670-672 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2010.V2.221

Memory Reduced and Fast DDS Using FPGA

R. K. Sharma and Gargi Upadhyaya

Abstract—Direct digital synthesis is a method of creating arbitrary waveforms of desired frequency. A general DDS system comprises analog and digital part. Phase accumulator and LUT make digital part and DAC makes analog part. This paper presents 12 bit memory reduced FPGA based architecture of DDS. Phase truncation and quadrature symmetry of sine wave are used to achieve higher ROM compression. Dither is also used to achieve error free output. This design has been implemented on SPARTAN-3E FPGA with maximum clock frequency of 50 MHz. We have used LTC 2624 quad DAC with 12 bit resolution which introduces very less amount of harmonics hence LPF is not needed. This design uses only 128 memory locations. Hence it is suitable for applications where system speed, memory and size of the systemare main concern. Its wide and flexible range of frequency make it useful in RF transmission, Biomedical function generators and Modulation.

Index Terms—Direct digital synthesis (DDS), Phase truncation, ROM compression

Dr. R. K. Sharma, Associate Professor, is with NIT Kurukshetra, Haryana, India (+919896688346; e-mail: mail2drrks@gmail.com).
Gargi Upadhyaya, Adhok lecturer is with NIT Kurukshetra, Haryana (+919466751547: e-mail: gargi.mbd@gmail.com).

[PDF]

Cite: R. K. Sharma and Gargi Upadhyaya, "Memory Reduced and Fast DDS Using FPGA," International Journal of Computer Theory and Engineering vol. 2, no. 4, pp. 670-672, 2010.  

Copyright © 2008-2015. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@vip.163.com