• Jun 14, 2017 News!Vol.8, No.5 has been indexed by EI (Inspec).   [Click]
  • Jul 19, 2017 News!Vol.9, No.4 has been published with online version. 16 peer reviewed articles from 16 specific areas are published in this issue.   [Click]
  • Jun 14, 2017 News!Vol.9, No.3 has been published with online version. 15 peer reviewed articles from 8 specific areas are published in this issue.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2011 Vol.3(5): 662-665 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2011.V3.388

0.69 mW, 700 MHz Novel 8x8 Digital Multiplier

L. Jayaraju, B. N. Srinivasa Rao, and A. Venkata Srinivasa Rao

Abstract—In this paper we presents the design of low power i.e 0.69mW and 700MHz, 8 x 8-bit digital multiplier providing a better performance and lower power dissipation than the conventional linear array multipliers in two folds of speed and power consumption. The modified pair-wise and parallel addition algorithms [2] provide high speed multiplication and lower power dissipation in this work. The power performance of individual block is pre evaluated to identify the most power consuming element and attempt is to select the most efficient topology to reduce the power consumption of entire multiplier while maintaining the high operating frequency. The proposed multiplier has been designed and implemented employing Tanner 0.18 μm CMOS technology and analyzed using TSPICE. When the multiplier is targeted to a maximum operating frequency of 700 MHz at VDD equal to 1.8 V, it dissipates 0.69 mW. For comparison purposes a Baugh-Wooley multiplier is redesigned and optimized. The simulation results are compared showing superiority of proposed multiplier in both power and speed performance.

Index Terms—Digital multiplier, low power, TSPICE, and 10-transistor full adder cell.

L. Jayaraju is with the St. Mary’s Engineering College, Deshmukhi, Hyderabad, Andhra Pradesh, India-508284. (e-mail: ljayaraju@gmail.com)
B. N. Srinivasarao is with Avanthi Institute of Engineering and Technology, Visakhapatnam, Andhra Pradesh, India. (e-mail: nagasrinu.b@gmail.com)
A. Venkata Srinivasarao is with Kakinada Institute of Engineering and Technology, Kakinada, Andhra Pradesh, India. (e-mail: adabalala@gmail.com)

[PDF]

Cite: L. Jayaraju, B. N. Srinivasa Rao, and A. Venkata Srinivasa Rao, "0.69 mW, 700 MHz Novel 8x8 Digital Multiplier," International Journal of Computer Theory and Engineering vol. 3, no. 5, pp. 662-665, 2011.

Copyright © 2008-2015. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@vip.163.com