

Experimental Studies on Class E Inverter based Induction Heater

S.Arumugam and S.Ramareddy

Abstract—This paper presents simulation and implementation of class E inverter based induction heater system. DC power is converted into high frequency AC power using class E inverter. This high frequency AC is used for induction heating. Open and closed loop systems are modeled and they are simulated using Matlab Simulink. The results of simulation and implementation are presented. The Experimental results are compared with the simulation results.

I. INTRODUCTION

IN the high-efficiency Class-E power amplifier, the transistor is used as a switch. The resonator L_0 , C_0 is used to block the harmonic frequencies and DC component, forcing the output current I_0 to approximate a sine wave at the fundamental frequency, with harmonic content as discussed in [10]. The radio frequency choke L_{RF} is assumed to be ideal such that it conducts only the DC current. The current into switch S and capacitor C_s must be a DC -offset sine wave, with some harmonic content as discussed in [10]. By appropriately adjusting the amplitude and phase of the load current, a solution is found with zero capacitor charge just prior to turn-on.

This results in a switching waveform with zero voltage and zero voltage slopes at turn-on. The conditions are those of the well-known Class-E switching [2], [16], [18]. This allows high-efficiency operation at frequencies up to 10 GHz. Additionally, the Class-E topology can be implemented with fewer components because the

Power MOSFETs' parasitic capacitors can be incorporated into the circuit. These benefits have allowed the Class-E topology to achieve high power density, thus reducing the size and weight of the equipment. However, a blocking filter L_0 , C_0 is needed to block the harmonic frequencies the shrinking size of electronic equipment demands ever-increasing power densities at high switching frequencies and a minimal parts count for the circuit technology [10][14] attempt to minimize the parts count with Class-E operation, the one-inductor one-capacitor Class-E high-efficiency switching-mode tuned PA [1] provides a more simplified circuit. this simplified single-ended circuit is appropriate only for applications in which the harmonic content and the phase-modulation noise of the output are not important criteria. It is therefore desirable to retain the

functions of the conventional Class-E features; i.e., that the amplifier can be operated with high efficiency at very high frequencies and provides a sinusoidal output waveform and power-handling capability without increasing the complexity of the power circuits [17] [18]. The proposed push-pull Class-E amplifier and the conventional single-ended circuit configuration that includes one inductor and one capacitor. As expected, the harmonic contents of output voltage are significantly reduced in the proposed push-pull amplifier. However, the amplitudes of the positive and negative half-cycle in the output-voltage waveform are not symmetrical, which may cause a small second-harmonic component, there is the additional benefit that the even harmonics are suppressed at the load.

Inductors and capacitors are not identical, Because of their nonlinearity and that the tolerance of the component characteristics differ appreciably. The approaches presented here can be applied to the analysis and design of other Class-E amplifier configurations or with more complicated circuits in exact designs. Further, it should be noted that for this topology, the circuit described in this paper has two operational points that are performed by the ZVZS and ZVZC switching. Unlike the single-ended Class-E amplifier [11 [12] the pushpul architecture is able to achieve a sinusoidal output waveform and high power-handling capability. For instance, a symmetrically driven push-pull Class-E amplifier has been proposed for high-power applications as shown in Fig.1.




Fig. 1 Block Diagram

With the symmetrical gate-driving signals, theoretically, the even harmonics are entirely cancelled at the load, and thus there are fewer harmonic distortions (HDs). However, this doubled parts-count configuration incurs penalties on the overall efficiency and the design cost. Recently, the Class-E/F [16] and the current-mode Class-D [17], with low peak voltage and/or low rms current, have been implemented

Manuscript received July 16, 2010.
S. Arumugam, Research Scholar, Bharath University Chennai, India.(e-mail: s_arumugam@rediffmail.com)
S. Ramareddy, Professor, Jerusalem College of Engg, Chennai, India.(e-mail: srr_victory@yahoo.com)

as a high-frequency amplifier, However, the current-mode Class-D and the Class-E/F only achieve zero-voltage switching (ZVS) conditions. Fortunately, there is a more elegant way to further reduce the switching loss, if the switch current increase gradually from zero after the switch is closed. This paper suggests a push-pull Class-E resonant PA with a simple LC load network and a load resistor R_L in each half-amplifier[8][9], overlapped capacitor-voltage waveform is utilized to achieve the nominal Class-E conditions without increasing the complexity of the power circuits. For nominal operation, the following performance parameters are determined: the current and voltage waveforms, the peak values of drain current and drain-to-source voltage, the output power, the power-output capability, and the component values of the load network [18].

II. PRINCIPLE OF OPERATION

The basic schematic of the proposed push-pull Class-E series- parallel LCR resonant PA is shown in Fig. 2. It contains two MOSFETs, two inductors, two capacitors, and a load resistance.




Fig 2.b.Proposed Simulation model

Switches S1 and S2 are complementarily activated to drive periodically at the operating frequency $f = \omega/2\pi$ as in a push-pull switching PA [27], i.e., the switch waveforms are identical, except that the phase shifts between S1 and S2 are π with an “on” duty ratio D of less than 50%. The simplest type of half-amplifier, as shown in Fig. 1(d), is a series-parallel resonant circuit, which consists of an inductor L in series with a paralleled capacitor C and resistor R . The resistor R_L is the load to which the AC power is to be delivered, with neither end connected to a ground. It is suitable for a load that is balanced to a ground, but most RF-power loads have one end connected to a ground.




Fig.3.Theoretical Waveform

To accommodate grounded loads, the proposed topology needs to add one of the following: a balun that can be used to provide the interface with the amplifier or a two-winding transformer (that has V_i connected to a center-tap on the primary winding), between the grounded load (on the grounded secondary winding) and the drains of S1 and S2 (connected to the ends of the center-tapped primary winding). The switching sequences and theoretical waveforms for the steady-state operation of the proposed amplifier are illustrated in Fig. 3. To reduce the transistor turn-on power losses, the switch current i_s increase gradually from zero after the switch is closed. The proposed push-pull Class-E PA uses a pair of LC resonant networks with an overlapped capacitor-voltage waveform; this offers additional degrees of freedom, and thus there are two operational points that can validly achieve this situation:

Case 1) [Zero-Voltage Zero-Slope Switching (ZVZSS)]: In this case, the nominal operating conditions of ZVS and zero-voltage-slope switching (ZVSS) are simultaneously satisfied. Namely

$$\begin{cases} v_{C1}(\pi-2\pi D) = 0 & \text{----- (1)} \\ \frac{dv_{C1}(\pi-2\pi D)}{dt} = 0 & \text{----- (2)} \end{cases}$$

Case 2) [Zero-Voltage Zero-Current Switching (ZVZCS)]: The operation principle in the commutation of this case is solved by the following simultaneous equations:

$$\begin{cases} v_{C1}(\pi-2\pi D) = 0 \\ i_{L1}(\pi-2\pi D) = \frac{-v_{C2}(\pi-2\pi D)}{R_L} & \text{---- (3)} \end{cases}$$

In order to satisfy both case 1 and case 2, it is necessary to find the current $i_{L1} = -i_{RL}$ by which the switch current increases gradually from zero at time $t = (\pi - 2\pi D)/\omega$, as

shown in Figs. 2 and 3. The duty ratio must be kept at less than 50% so that the capacitor-voltage waveforms V_{C1} and V_{C2} can be overlapped.




Fig.4a. Matlab Simulation circuit

III. SIMULATION RESULTS

Class E inverter system is simulated using simulink and the results are given here. Fig.4a. Matlab Simulation circuit Class E inverter circuit is shown in Fig 4a. DC input voltage is shown in Fig 4b. Driving pulses are shown in Fig 4c. The pulse given to the second switch is shifted by 180 Degree with respect to the pulse of Switch 1. Voltage across M1 is shown in Fig 4b. Voltage across M2 is shown in Fig 4e. Voltage across the inverter is shown in Fig 4f. It can be seen that the output voltage is almost sine wave and the spectrum for the output is shown in Fig 4g. The THD value is 3.3%.




Fig.4.b. DC input voltage




Fig.4.c. Driving pulses




Fig 4.d voltage across switch 1




Fig 4.e Voltage across Switch 2




Fig 4.f Output voltage




Fig 4.g FFT Analysis for output voltage

IV. EXPERIMENTAL RESULTS

The laboratory model for class E inverter fed induction heater is fabricated and tested. Top view of the hardware is shown in Fig 5a. The hardware consists of power circuit and control circuit. Driving pulses for S1 and S2 are shown in Fig 5b. Voltage across the MOSFET is shown in Fig 5c. Output voltage of the inverter is shown in Fig 5d. The output is not a pure sine wave due to the resistance of the coil.




Fig 5a Top view of the hardware




Fig. 5b Driving pulses for S1 & S2




Fig.5c Voltage across switch1




Fig.5d Output voltage

V. CONCLUSION

This work has presented simulation and implementation of class E inverter based induction heater system. This system has advantages like low switching losses, reduced stress and increased power density. The hardware as fabricated and tested. The experimental results are in line with the simulation results. This inverter system can also be used for dielectric heating.

The output voltage is not a pure sine wave due to the presence of load resistance. The scope of this work is the simulation and implementation of open loop system. The closed loop hardware is yet to be completed.

REFERENCES

- [1] S. H. -L. Tu and C. Toumazou, "Low-distortion CMOS complementary class E RF tuned power amplifiers," *IEEE Trans. Circuits Syst I, Fundam. Theory Appl.*, vol. 47, no. 5, pp. 774–779, May 2000.
- [2] S. W. Ma, H. Wong, and Y. O. Yam, "Optimal design of high output power Class-E amplifier," in *Proc. 4th IEEE Int. Caracas Conf. on Devices, Circuits and Systems*, ruba, Apr. 17–19, 2002, pp. P012-1–P012-5.
- [3] S. D.Kee, I. Aoki, A. Hajimiri, and D. Rutledge, "The Class-E/F family of ZVS switching amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 6,, Jun. 2003.
- [4] H. Kobayashi, J. M. Hinrichs, and P. M. Asbeck, "Current-mode Class-D power amplifiers for high-efficiency RF applications," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 12, pp. 2480–2485, Dec. 2001.
- [5] M. Albulet and R. E. Zulinski, "Effect of switch duty ratio on the performance of lass-E amplifiers and frequency multipliers," *IEEE Trans. Circuits Syst I, Fundam. Theory Appl.*, vol. 45, no. 4, pp. 325–335, Apr. 1998.

- [6] N. O. Sokal, J. H. Huijsing, Ed., "Class-E high-efficiency RF/microwave power amplifiers: Principles of operation, design procedures, and experimental verification," in *Analog Circuit Design: Scalable Analog Circuit Design, High-Speed D/A Converters, RF Amplifiers*. Dordrecht, the Netherlands: Kluwer, 2002, pp. 269–301
- [7] D. J. Kessler and M. K. Kazimierczuk, "Power losses and efficiency of Class-E power amplifier at any duty ratio," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 51, no. 9, pp. 1675–1689, Sep. 2004.
- [8] N. O. Sokal, J. H. Huijsing, Ed., "Class-E high-efficiency RF/microwave power amplifiers: Principles of operation, design procedures, and experimental verification," in *Analog Circuit Design: Scalable Analog Circuit Design, High-Speed D/A Converters, RF Amplifiers*. Dordrecht, The Netherlands: Kluwer, 2002, pp. 269–301.
- [9] D. J. Kessler and M. K. Kazimierczuk, "Power losses and efficiency of Class-E power amplifier at any duty ratio," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 51, no. 9, pp. 1675–1689, Sep. 2004.
- [10] [10] N. O. Sokal and F. H. Raab, "Harmonic output of class E RF power amplifier and load coupling network design," *IEEE J. Solid-State Circuits*, vol. SC-12, no. 1, pp. 86–88, Feb. 1977.
- [11] K. Kazimierczuk, V. G. Krizhanovski, J. V. Rassokhina, and D. V. Chernov, "Class-MOSFET tuned power oscillator design procedure," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 52, no. 6, pp. 1138–1147, Jun. 2005.
- [12] Y. Chen, T. J. Liang, R. L. Lin, "A novel self-oscillating, boost-derived DC-DC converter with load regulation," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 65–74, Jan. 2005.
- [13] Jirasereamornkul, M. K. Kazimierczuk, I. Boonyaroonate, and K. Chamnongthai, "Single-stage electronic ballast with Class-E rectifier as power-factor corrector," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 53, no. 1, pp. 139–148, Jan. 2006.
- [14] M. Rivas, R. S. Wahby, J. S. Shafran, and D. J. Perreault, "New architectures for radio frequency DC-DC power conversion," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 380–393, Mar. 2006.
- [15] K. Shinoda, T. Suetsugu, M. Matsuo, and S. Mori, "Analysis of phase controlled resonant dc-ac inverters with Class-E amplifiers and frequency multipliers," *IEEE Trans. Ind. Electron.*, vol. 45, pp. 412–420, Jun. 1998.
- [16] W. A. Davis and K. K. Agarwal, *Radio Frequency Circuit Design*. New York: Wiley, 2001, ch. 6.
- [17] S. C. Wong and C. K. Tse, "Design of symmetrical Class-E power amplifiers for very low harmonic-content applications," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 52, no. 8, pp. 1684–1690, Aug. 2005.
- [18] V. Yousefzadeh, N. Wang, Z. Popovic', and D. Maksimovic', "A digitally controlled DC/DC converter for an RF power amplifier," *EETrans. Power Electron*, vol. 21, pp. 164–172, Jan. 2006
- [19] T. Suetsugu and M. K. Kazimierczuk, "Design procedure of Class-Amplifier for off-nominal operation at 50% duty ration," *IEEE Trans. Circuits Syst I, Reg. Papers*, vol. 53, no. 7, pp. 1468–1476, Jul. 2006.
- [20] S. Pajic', N. Wang, P. M. Watson, T. K. Quach, and Z. Popovic', "X-band two-stage high-efficiency switched-mode power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 9, pp. 2899–2907, Sep. 2005.



S. Arumugam has obtained his B.E degree from Bangalore University, Bangalore in the year 1999. He obtained his M.E degree from Sathyabama University, Chennai in the year 2005. He is presently a research scholar at Bharath University, Chennai. He is working in the area of Resonant inverter fed Induction Heating.



S. Ramareddy is Professor of Electrical Department, Jerusalem Engineering College, Chennai. He obtained his D.E.E from S.M.V.M Polytechnic, Tanuku, A.P. A.M.I.E in Electrical Engg from institution of Engineers (India), M.E in Power System from Anna University. He received Ph.D degree in the area of Resonant Converters from College of Engineering, Anna University, Chennai. He has published over 20 Technical papers in National and International Conference proceeding/Journals. He has secured A.M.I.E Institution Gold medal for obtaining higher marks. He has secured AIMO best project award. He has worked in Tata Consulting Engineers, Bangalore and Anna University, Chennai. His research interest is in the area of resonant converter, VLSI and Solid State drives. He is a life member of Institution of Engineers (India), Indian Society for India and Society of Power Engineers. He is a fellow of Institution of Electronics and telecommunication Engineers (India). He has published books on Power Electronics and Solid State circuits.