• Jun 14, 2017 News!Vol.8, No.5 has been indexed by EI (Inspec).   [Click]
  • Jul 19, 2017 News!Vol.9, No.4 has been published with online version. 16 peer reviewed articles from 16 specific areas are published in this issue.   [Click]
  • Jun 14, 2017 News!Vol.9, No.3 has been published with online version. 15 peer reviewed articles from 8 specific areas are published in this issue.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2011 Vol.3(6): 738-742 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2011.V3.402

Analysis and Simulation of Subthreshold Leakage Current Reduction in IP3 SRAM Bit-Cell at 45nm CMOS Technology for Multimedia Applications

Manisha Pattanaik, Neeraj Kr. Shukla, and R. K. Singh
Abstract—Leakage currents in deep sub-micrometer regimes is becoming a significant contributor to power dissipation in CMOS digital circuits as the threshold voltage, channel length, and gate oxide thickness are reduced. Therefore, the identification and modeling of different leakage components is very important for the estimation and reduction of leakage power consumption, especially for battery powered and portable low-power applications. In this work we have performed an analysis and circuit level simulation at Deep Sub-Micron (DSM) Complementary Metal Oxide Semiconductor (CMOS) technology, pdk45nm. The simulation has been performed on the existing Static Random Access Memory (SRAM) cell structures, e.g., the conventional 6T, PP, P4, P3, and IP3 cells, to calculate the Subthreshold and standby leakage powers at VDD=0.7V and 0.8V. It is found that the IP3 Cell has minimum subthreshold leakage current (at standby mode), i.e., 90%, 95%, 50%, and 51% as compared to the 6T, PP, P4, and P3 cells, respectively at no performance and stability loss with a small area penalty. The standby leakage power is better in P4, and P3 cells by 59%, and 23% to IP3 cell but at the cost of degraded cells’ data retentation and stability. The standby leakage power in IP3 is reduced by 36% and 52% in comparison with 6T and PP cell with improved cell stability and performance. The simulation has been carried out on tox= 2.4nm, Vthn= 0.22V, Vthp= 0.224V, VDD=0.8V, 0.7V, T= 270C.

Index Terms—SRAM, CMOS, low-power, gate leakage, leakage power, subthreshold current, oxide tunnelling.

[PDF]

Cite: Manisha Pattanaik, Neeraj Kr. Shukla, and R. K. Singh, "Analysis and Simulation of Subthreshold Leakage Current Reduction in IP3 SRAM Bit-Cell at 45nm CMOS Technology for Multimedia Applications," International Journal of Computer Theory and Engineering vol. 3, no. 6, pp. 738-742, 2011.
Copyright © 2008-2015. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@vip.163.com