• Jun 14, 2017 News!Vol.8, No.5 has been indexed by EI (Inspec).   [Click]
  • Jul 19, 2017 News!Vol.9, No.4 has been published with online version. 16 peer reviewed articles from 16 specific areas are published in this issue.   [Click]
  • Jun 14, 2017 News!Vol.9, No.3 has been published with online version. 15 peer reviewed articles from 8 specific areas are published in this issue.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2011 Vol.3(1): 46-51 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2011.V3.281

An Efficient Implementation of the Non Restoring Square Root Algorithm in Gate Level

Tole Sutikno
Abstract—This paper proposes an efficient strategy to implement modified non restoring algorithm based on FPGA in gate level abstraction of VHDL, which adopt fully pipelined architecture. A new basic building block is called controlled subtract-multiplex (CSM) is introduced. The main principle of the proposed method is similar with conventional non-restoring algorithm, but it only uses subtract operation and append 01, while add operation and append 11 is not used. The proposed strategy has conducted to implement FPGA successfully, and it is offer an efficient in hardware resource.

Index Terms—FPGA, non-restoring, Gate Level, square root

Tole Sutikno is with the Department of Electrical Engineering, Universitas Ahmad Dahlan (UAD), Yogyakarta, Indonesia, e-mail: thsutikno@ieee.org, tole@ee.uad.ac.id.

[PDF]

Cite: Tole Sutikno, "An Efficient Implementation of the Non Restoring Square Root Algorithm in Gate Level," International Journal of Computer Theory and Engineering vol. 3, no. 1, pp. 46-51, 2011.
Copyright © 2008-2015. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@vip.163.com