Abstract—A low phase noise and high power MMIC VCO using GaN-on-Si is presented. The VCO is based on common source series feedback to generate the negative resistance, using 0.35 μm GaN HEMT on silicon substrate technology. The VCO can be tuned, between 3.92 GHz and 4.39 GHz, and has low phase noise, of -119 dBc/Hz, at a 1 MHz offset. The output power of the VCO is 14.5 dBm at 4.2 GHz from a 20 V power supply, while the total die size was 1.35 mm².

Index Terms—VCO, output power, phase noise, GaN HEMT, GaN-on-Si.

I. INTRODUCTION

Gallium Nitride (GaN) devices are of great interest because of their suitability for high power applications. AlGaN/GaN High Electron-Mobility Transistor (HEMT) technology has established itself as a strong contender for such applications, because of its large electron velocity (>1×10⁷ cm/s), bandgap (3.4 eV), breakdown voltage (>100 V) and sheet carrier concentration (nₛ > 1×10¹³ cm⁻²).

Most AlGaN-GaN HEMTs have been grown on sapphire [1]-[2], or SiC substrates [3]-[13]. The sapphire substrates are low-cost, but inefficient in heat dissipation, due to their poor thermal conductivity. GaN HEMTs on semi-insulating SiC have excellent crystal quality and thermal dissipation, due to reduced lattice mismatch and high thermal conductivity (4.9 W/cm·K). The disadvantages of GaN-on-SiC are its higher cost and unstable crystal quality. Nowadays, there is increasing interest in growing AlGaN-GaN HEMT structure on Si substrate [14]-[20], which has the advantages of low cost, large-size substrate and good thermal conductivity (1.5W/cm·K). The main challenge of GaN-on-Si is the cracking of GaN film due to stress. Recently, several authors presented studies on the power of AlGaN-GaN HEMTs on silicon substrate, at different frequencies [15]-[20]. The results, which demonstrate the capability to produce high power amplifiers and oscillators, make AlGaN-GaN HEMTs very attractive for future communication systems. The VCOs are also indispensable in fully integrated AlGaN/GaN HEMT transceivers. For GaN oscillators, some reports have presented the oscillators using GaN-on-SiC or GaN-on-sapphire in hybrid systems [1], [3]-[5], [14] or in monolithic microwave integrated circuit (MMIC) [6]-[13]. Only one has been reported a GaN-on-Si power oscillator using hybrid system [14]. We proposed a 4.2 GHz 0.35 m GaN HEMT VCO based on the negative resistance concept using a common-source series feedback element. The VCO exhibits a frequency tuning range from 3.92 to 4.39 GHz with the varactor’s voltage from -8 to 4 V. The phase noise of -119 dBc/Hz at 1 MHz frequency offset at 4.2 GHz and output power of 14.5 dBm at a gate bias of -2.5 V and a drain bias of 20 V is achieved. The chip size is 1.5 × 0.9 mm².

II. DEVICE EPI-STRUCTURE AND PROCESS

Fig. 1 shows the schematic of GaN HEMTs structure. The devices used in this work were grown on silicon (111) substrate, using molecular beam epitaxy. The resistivity of the Si substrate was about 10¹³ Ω·cm. The epi-layer contained an AlN/GaN nucleation layer, a 1.8-μm-thick layer of unintentionally doped GaN buffer, a 1-μm-thick Alₐ₀.₂₇Gaₐ₀.₇₃N barrier and a 1-nm-thick unintentionally doped GaN cap layer. Hall measurements confirmed a sheet-carrier density of 1.03×10¹⁳ cm⁻² and an electron mobility of 1.534 cm²/V·s.

Following mesa etching, ohmic contacts were prepared, using evaporated Ti-Al-Ni-Au multilayer metals, followed
by annealing. A mushroom-shaped gate, based on Ni-Au metallization, is defined by a tri-layer resist scheme. The surface was passivated with SiO$_2$. The thickness of the silicon substrate was reduced to 100 µm, for better DC and RF power performance. All the HEMTs have a gate length of 0.35 µm. The HEMT devices display a maximum drain current density of 576 mA/mm and dc extrinsic transconductance ($g_m$) of 150 mS/mm. The unity current gain cutoff frequency ($f_T$) and maximum oscillation frequency ($f_{max}$) of the devices are 14.9 and 46.6 GHz. The maximum output power density of at 3.5 GHz is 1.58 W/mm ($V_{ds}$=10 V).

III. DEVICE EPI-STRUCTURE AND PROCESS

This circuit uses a 0.35 µm GaN HEMT on Si-substrate process, provided by the foundry. The MMIC uses both airbridge to form a global interconnect layer and slot via under every source to achieve high gain and excellent thermal properties for circuit design. Fig. 2 shows the design of the 4.2 GHz VCO. The design is based on the negative resistance concept using a common-source series feedback topology. The VCO circuit is composed of M$_1$, C$_{v1}$, C$_2$–C$_3$, L$_{d}$, L$_s$, and L$_1$–L$_3$. C$_{v1}$ is the varactor of 2 x 100 µm width HEMT devices with the source-drain tied together as a two port network. The capacitance and Q-factor versus voltage are shown in Fig. 3. The operation bias of the varactor simulation is consistent with the VCO circuit in Fig. 2. The minimum capacitance is 0.22 pF, while the maximum capacitance is 0.69 pF. The width of M$_1$ is also 2 x 100 µm. L$_s$ was connected between the M$_1$ source and ground, providing a positive feedback to make the transistor M$_1$ unstable. A shunt capacitor C$_1$ was in parallel with the L$_s$ to shorten the stub’s length and compact chip size. The LC tank, including L$_1$–L$_3$, L$_{gs}$, C$_3$, C$_{v1}$, was connected to the gate of the M$_1$. C$_3$ is used also decoupled the negative gate bias and varactor’s control voltage ($V_{control}$). C$_2$ is DC block capacitors. L$_d$ is the DC feed inductor. GaN oscillators have large output signals without gain stage between core and load.

IV. DEVICE EPI-STRUCTURE AND PROCESS

The common-source series feedback VCO was simulated, using Advance Design System (ADS) software. Fig. 4 shows the layout of the fabricated VCO. Its size is 1.5 x 0.9 mm$^2$, including the probe pads. The 4.2 GHz VCO was tested on a wafer – the spectral density of the circuit being measured with a spectrum analyzer. The circuit is biased at $V_{ds}$=20V, $I_{ds}$=38 mA, and $V_{gs}$=-1.8V. The output spectrum of the proposed VCO is shown in Fig. 5. The center frequency is 4.2 GHz and output power is 14.5 dBm, including a 2.6 dB loss due to implementation. The rf-to-dc efficiency of the 4.2 GHz VCO is 3.8 %.
offset frequency, \( Q_0 \) is the loaded quality factor, \( f_0 \) is the resonant frequency, \( P \) is the amplifier’s input signal power, \( F \) is its noise figure, \( k \) is the Boltzman constant, \( T \) is the temperature, \( f_f \) is the flicker corner frequency of the device.

It can be seen phase noise is inversely proportional to output power, so a large power is favorable from this point of view. Despite this, the demonstrated GaN-on-Si oscillator shows better phase noise compared to GaN-on-sapphire [2].

TABLE I: SUMMARY OF MMIC OSCILLATOR FROM PREVIOUS STUDIES AND THAT OF THIS STUDY

<table>
<thead>
<tr>
<th>Process</th>
<th>Ref.</th>
<th>Tuning Range</th>
<th>Phase Noise</th>
<th>Power</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaN HEMT on SiC</td>
<td>[6]</td>
<td>5.63</td>
<td>-119@1MHz</td>
<td>28.4</td>
<td>11-21.5</td>
</tr>
<tr>
<td>GaN HEMT on SiC</td>
<td>[13]</td>
<td>5</td>
<td>-116@1MHz</td>
<td>17.6-22.9</td>
<td>8.8</td>
</tr>
<tr>
<td>CMOS</td>
<td>[22]</td>
<td>5</td>
<td>-109@1MHz</td>
<td>-9.88</td>
<td>0.7</td>
</tr>
<tr>
<td>CMOS</td>
<td>[23]</td>
<td>4.2</td>
<td>-120@1MHz</td>
<td>2.2</td>
<td>28</td>
</tr>
<tr>
<td>GaN HEMT on Si</td>
<td>This Work</td>
<td>11.4 %</td>
<td>-119@1MHz</td>
<td>14.5</td>
<td>3.8</td>
</tr>
</tbody>
</table>

V. CONCLUSIONS

The fully integrated GaN HEMT VCO on Si-substrate demonstrated good circuit performance, in terms of high output power and low phase noise. The circuit was fabricated, using a 0.35 \( \mu m \) GaN HEMT process. This 4.2 GHz VCO displayed a phase noise of -119 dBc /Hz, at a 1 MHz offset, and a 14.5 dBm output power while the total die size was 1.35 mm².

ACKNOWLEDGMENT

The authors wish to thank CIC of the National Science Council and HSIC Research Center of CGU in Taiwan for their help. This work was partially supported by NSC 100-2221-E-182-034, 99-2632-E-182-001-MY3, CGURP UERP2D0011 and NDL 99-C03S-046 of Taiwan.

REFERENCES


