Abstract—Advances in integrated circuit technology have led to the birth and proliferation of a wide variety of integrated circuits, including but not limited to application specific integrated circuits (ASIC), various types of microcontrollers and processors. Many applications such as communication devices (VoIP, MoIP, wireless) require chip speeds that may be unattainable with separate IC products. Creating portable analog modules requires the system to capture not only the sized schematic of the circuit but also the objectives that circuit is trying to achieve. This paper applies the embedding knowledge into pure simulation based methodology to perform automatic analog intergraded circuit design, synthesis and optimization in order to reduce development time of this kind of circuits. A practical platform independent computer aided design methodology for synthesis of (analog circuits) Operational Amplifier with flexible noise—power balance is presented in this paper. In order to evaluate the fitness of the circuit specifications in any iteration of SA, NGSPICE simulation is used. The simulation results confirm the efficiency of presented methodology in determining the device sizes in analog circuits.

Index Terms—Analog circuit designs methodologies, Analog design automation, ASIC, CAD, EDA tools, Op-amps, Simulated Annealing, SPICE, SoC, AMS.

I. INTRODUCTION

In recent years, there have been great advancements in the speed, power, and complexity of integrated circuits; such as application specific integrated circuit (ASIC) chips. ASIC technology has evolved from a chip-set philosophy to an embedded core based system-on-a-chip (SoC) i.e. analog and mixed signal (AMS) chip concept. Many applications such as communication devices (VoIP, MoIP, wireless) require chip speeds that may be unattainable with separate IC products. The term "system-on-chip" may be used to describe many of today's complex ASICs, where many functions previously achieved by combining multiple chips on a board are now provided by one single chip, these advancements have made possible the development of system-on-a-chip (SOC) devices.

System on a chip (SOC) is used in a wide variety of electronic equipment, including portable or handheld, devices. Such handheld devices include personal digital assistants (PDA), CD players, MP3 players, DVD players, AM/FM radio, a pager, cellular phones, etc. Such electronic technologies have facilitated increased productivity and reduced costs in a number of activities, including the analysis and communication of data, ideas and trends in most areas of business, science, education and entertainment. SOC products provide faster chip speeds due to the integration of the components/functions into one chip. Many applications such as high-speed communication devices require chip speeds that may be unattainable with separate IC products [1]. The reduction in size afforded by SOCs also leads to improvements in power consumption and device speed. Circuit operations that occur on a single integrated circuit require much less power than a similar circuit implemented on a PCB with discrete components. For example, a SoC for a cellular telephone.

In AMS chips the most of the successful analog designs are carried out by expertise which is dependent on their knowledge and experience. Considering the trend of integrating millions of transistors on a chip, this is not feasible to rely on full-custom designed blocks. Therefore, it is extremely difficult for a novice designer to do high-performance analog and mixed-signal (AMS) design. Analog design automation is also motivated to reduce design and productivity gap. The formal verification of AMS design is relatively young research field and still under developed [2].

The market tends towards mixed signal chips demands equal pace for both digital and analog sections. To meet these constraints designers must reuse proven design and leverage them as building block of the new design. This kind of design tools are well established in digital circuits [3] [4]. However same can not be said about analog circuits, lacks consistent design methods [3]. Therefore developing reliable automatic tool in analog IC design seems very challenging as well as attractive task.

In this study we used, Simulated Annealing (SA) [5] Algorithm as a global optimum search engine. The simulated annealing (SA) algorithm is an effective tool in the field of VLSI computer-aided design. This stems from both its general applicability to a wide range of combinatorial optimization problems and that it consistently produces high quality solutions for these problems. With SA, NGSPICE [6] as the fitness evaluator, two stage operational amplifier is optimized as an example analog device. Optimization characteristics include DC bias and frequency domain characteristics and noise analysis.

The previous approaches used for analog automation which are either purely knowledge based or optimization based [7-12] tends to increase design time and sometimes...
have convergence problem also. The presented methodology is more accurate, general, flexible and less time consuming.

II. FRAME WORK

The most often used analog building block is the operational amplifiers (Op-amps). It is at the heart of many interface circuits, like Analog to Digital converters, Filters, etc. An efficient design of optimal Op-amps is thus a cornerstone of a design environment of many applications. Designing good Op-amps is a rather complicated multifaceted task.

The two stage amplifier Opamp shown in Figure 1 is one of the design examples of such circuits. It provides high gain and high output swing and is very suitable for low voltage applications where few transistors can be stacked to provide sufficient gain.

The Opamp is optimized for the DC gain, unity-gain bandwidth phase margin, minimum area, CMRR with flexible power balance scheme. Keeping these parameters as objective goals the fitness parameters are defined to meet constraints.

In this problem unknown parameters are $W$ and $L$ of all MOS transistors. Some of the $W$‘s and $L$ ‘s equal. (For example $W_1=W_2$). While designing individual sub blocks basic analytical equations are used to decide the range of $W$ ‘s and $L$ ‘s. This helps search engine lesser convergence time.

$$L_{\text{min}} <= L_1 <= L_{\text{max}}$$

Where value of $i$, $j$ varies as per sub circuit design. Since sub circuits are simple to design, it does not require complex calculations and can be easily done [13]. For the two stage operational amplifiers shown in Figure 1 the value of $C_L=1$ pf and $V_{DD}=\pm2.5V$ kept constant.

III. NOVEL DESIGN METHODOLOGY

The embedded knowledge based design methodology is modification of pure simulation based approach. Here, some basic knowledge about the circuit, as a set of analog design rules, is incorporated into the search mechanism. This guides the search engine towards solution in much faster times. It is also process independent and designer doesn’t need to have expert knowledge about the in- depth working circuit. No complex equations and models need to be written and solved to obtain the solution. This technique leads to global optimal synthesis solution for fixed topology. Simulated Annealing (SA) Algorithm is used as a global optimum search engine.

The first phase of the design methodology is hierarchical circuit partitioning. A two-stage Op-amps topology we used is shown in Figure 1. It can be partitioned into following sub circuits, A Difference Amplifier, A Gain Amplifier, A Current Mirror circuit and Feedback network. Such a structural partitioning results in hierarchical view of the Op-amps circuit described in figure 2 and then the design represented in electronic format.

![Figure 1. Two-Stage Operational Amplifiers](image)

The second phase in the methodology is the design synthesis phase. Hierarchically partitioned sub-circuits are designed for specifications derived using a knowledge-based methodology, such as circuit analysis for the sub circuit or heuristics. For example: The MOSFETS are main component of all sub circuit During the circuit optimization phase, the CMOS transistor is modeled as a four terminal device with the terminals drain, gate, source and bulk. Given the potentials at the terminals the drain current, threshold voltage, saturation voltages are computed according to the transistor model. After sub circuits are designed, the circuit is converted into a flat circuit net list. I.e. spice netlist for considered analog circuit. The flat net list then simulated using an analog simulator such as NGSPICE [6]. If the obtained result is not near to the target specification cost of the circuit, then at least one of the sub-circuits or component redesigned with another set of design specifications for the topology.

The design procedure mentioned [7] assuming perfect square-law MOS modeling, we can expect some nonlinear distortion of the output signal due to the second order effects. These effects are mobility reduction, channel-length
modulation and the body effect. The first two of them are process dependent. That means as the process changes the all the design steps required to be derived again. Since methodology presented in this paper is process independent it avoids complex algebraic equation solving. At the same time [7] it does not take into account 1/f noise contribution while calculation of Noise spectral density.

The suggested CAD design methodology algorithm for analog circuit is as follows

Step1: Select the topology.
Step2: Initial value selection for width \( W \) and Length \( L \) for each transistor in the circuit.
Step3: Create Spice Netlist of the selected topology.
Step4: Create Spice test bench for simulation.
Step5: Read spice output in text form.
Step6: Extract the parameters like bandwidth, gain etc
Step7: Repeat step 4 to 6 for extracting different parameters
Step8: Calculate the cost function.
Step9: If achieved results are better than spaces then design is done.
Step10: If achieved results are not better than spaces then the select another set of values for width and length and repeat step 3 onwards till design is done.

IV. COST FUNCTION

Simulated annealing [5] is optimization method applicable for searching for global minimum of cost function. It is objective of the algorithm to maximize the fitness of specifications subject to hard constraints that exits within the system. The cost mapping function evaluates the relative fitness of particular solution specification. It is this process that derives the heuristic algorithm towards better solution. The cost mapping function takes the many different objectives into account. The fitness value of specifications is a subject measure of device performance. In this work, the cost function defined as weighted sum performance parameters of the circuit. For synthesis of the two stage Operational Amplifiers the cost function is weighted sum of the gain of Op-amps, bandwidth, area, etc and can be represented as

\[
k = \text{constant}\quad 0 < k < 1\]

\[
w_i = \text{assigned weight coefficient of performance parameter } i\]

\[
f_i = \text{desired value determined for performance parameter } i\]

\[
n = \text{Number of performance parameters.}\]

V. SYNTHESIS PROCEDURE

We synthesized the two stage Operational Amplifiers using the suggested methodology. The implementation of methodology is done using standard Perl. The source code consists of more than 1000 lines. The code was compiled on a PC with Intel Core 2 Duo processor at 2.1 GHz, (3.5GB RAM). The values of \( W \)‘s and \( L \)‘s for the different MOS transistors are changed randomly during synthesis process.

The Op-amps specifications used are [7]

- Required gain \( Ad \) > 80db
- Gain Bandwidth Product >= 5MHz
- Swing >2V
- Phase margin > 65 degree
- Area = Minimum
- CMRR = 70db
- Power = Minimum

The first four parameters can be directly measured by AC analysis in ngSpice. The noise analysis is done using onoise spectrum analysis in ngSpice. The different DC bais voltages and currents are is calculated using DC analysis in ngSpice. All this parameters are generated using appropriate test bench analysis (Figure 3) which is incorporated in flat net list as per analysis type. The generated flat net list is run in spice batch mode to compare the results with given constraints list. The spice net list is simulated using BSIM3V3, Level49 model.

The first parameter can be directly measured by AC analysis in ngSpice. The noise analysis is done using onoise spectrum analysis in ngSpice. The different DC bais voltages and currents are is calculated using DC analysis in ngSpice. All this parameters are generated using appropriate test bench analysis (Figure 3) which is incorporated in flat net list as per analysis type. The generated flat net list is run in spice batch mode to compare the results with given constraints list. The spice net list is simulated using BSIM3V3, Level49 model.

The first four parameters can be directly measured by AC analysis in ngSpice. For remaining parameter analytic equation are incorporated in the program. The analytical equations are shown below.

\[
\text{Area} = \alpha_0 + \alpha_1 c_e + \alpha_2 \sum_{i=1}^{n} W_i L_i
\]

where,

\[
\alpha_0 \geq 0 \text{ gives fixed area, } \alpha_1 \text{ is the ratio of capacitor area to capacitance and the constant } \alpha_2 \geq 1 \text{ (if}
\]
it is not one) [12]. The area calculation varies as per layout rule.

\[ CMRR = 20 \log_{10} \left( \frac{A_d}{A_c} \right) \]

where,

CMRR = Common mode rejection ratio

\( A_d \) = differential gain,

\( A_c \) = Common mode gain

VI. DESIGN EXAMPLE

The design example is provided to illustrate the use of methodology. Following the synthesis procedure for the proposed methodology in section V, the transistor sizing for schematic in Figure 1 with \( C_c = 2.5 \) pf is provided in table 4. As seen from table 5, the proposed design methodology provided the better results than the obtained values in [7], [15] except DC gain \( A_d \). Using our methodology the resulted value of DC gain \( A_d \) proven be correct when compare with analytic equation [14]. The obtained onoise spectrum response of the designed two Stage Operational Amplifiers with \( C_c = 2.5 \) pf is shown in the Figure 6.

The flexibility and efficiency of the proposed methodology demonstrated by designing and transistor sizing for schematic in Figure 1 with \( C_c = 0.5 \) pf. The results are provided in table 7. As seen from table 8, the proposed design methodology provided the much better gain bandwidth product than the obtained values in [7], [15] but less DC gain \( A_d \). The obtained onoise spectrum response of the designed two Stage Operational Amplifier with \( C_c = 0.5 \) pf is shown in Figure 9 and the frequency response is shown in Figure 10. The obtained value of noise spectrum in Table 5 and 8 are larger than then [7] and [15] since we have taken into account 1/f noise contribution while calculation of Noise spectral density.

<table>
<thead>
<tr>
<th>TABLE 4. THE SIZED CIRCUIT COMPONENTS WITH CC =2.5 pf</th>
</tr>
</thead>
<tbody>
<tr>
<td>For ( C_c = 2.5 ) pf</td>
</tr>
<tr>
<td>((W/L)_{1,2})</td>
</tr>
<tr>
<td>((W/L)_{3,4})</td>
</tr>
<tr>
<td>((W/L)_{5,8})</td>
</tr>
<tr>
<td>((W/L)_{9})</td>
</tr>
<tr>
<td>((W/L)_{10})</td>
</tr>
<tr>
<td>((W/L)_{11})</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE 5. THE COMPARATIVE RESULTS WITH CC =2.5 pf</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
</tr>
<tr>
<td>Gain</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE 6. THE SIZED CIRCUIT COMPONENTS WITH CC =2.5 pf</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
</tr>
<tr>
<td>Gain</td>
</tr>
<tr>
<td>Phase margin</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE 7. THE SIZED CIRCUIT COMPONENTS WITH CC =0.5 pf</th>
</tr>
</thead>
<tbody>
<tr>
<td>For ( C_c = 0.5 ) pf</td>
</tr>
<tr>
<td>((W/L)_{1,2})</td>
</tr>
<tr>
<td>((W/L)_{3,4})</td>
</tr>
<tr>
<td>((W/L)_{5,8})</td>
</tr>
<tr>
<td>((W/L)_{9})</td>
</tr>
<tr>
<td>((W/L)_{10})</td>
</tr>
<tr>
<td>((W/L)_{11})</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE 8. THE COMPARATIVE RESULTS WITH CC =0.5 pf</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
</tr>
<tr>
<td>Gain</td>
</tr>
<tr>
<td>Phase margin</td>
</tr>
</tbody>
</table>

| Phase margin | 2.3/-2.25 | 2.16/-2.2 | 2.12/-2.1 |
| Gain BW | 4.79 | 6.0 | 12.03 |
| Area | 571 | 234 | 180 | µm² |
| CMRR | - | - | 70 | Db |

![Image](image-url)
VII. CONCLUSION AND FUTURE SCOPE

A practical CAD design methodology for synthesis of two stage Amplifiers with noise power balance scheme is presented in this paper. It involved embedded knowledge into pure simulation based methodology without any intervention from expert designers. The methodology avoids the in depth circuit analysis of large circuits and formulating design equations for large circuits. Instead, the designers have to analyze and formulate the design equations for smaller sub circuits. This is expected to save significant design time and efforts.

Experimental results show that the analog design rules in the used methodology, guide the search engine in producing constraint satisfying solution, in very short times. The obtained results listed in table 5 and table 8 achieve better than [7] [[15]]. The synthesis tool is technology independent and can be used for synthesis of wide variety of analog circuits and topologies.

In order to accommodate other user-defined constraints, no changes in the design flow are necessary. Only the cost function is required to be modified to incorporate the new constraints which can be easily done. In near future we will try to explore robustness of the CAD tool with various analog circuit designs like Transconductance multipliers, Analog to digital converter, voltage controlled oscillator (VCO).

REFERENCES


Sandhya Save was born in Mumbai on May 23, 1978. She has completed her Bachelor of Engineering in Electronics from Mumbai University and completed M. Tech in Electronics from VITI College of Engg., Mumbai University. Currently she is pursuing PhD from SNDT university. She is working as an Asst. Professor in Electronics Dept of Thakur College of Engineering & Technology. Her special fields of interest included analog devices and VLSI.

Dr. B. K. Mishra was born in the year 1966. He has completed his Bachelor of Engineering in Electronics from Amravati University in the year 1988, M.E. in Electronics and Communication Engineering in 1998 from Birla Institute of Technology, Ranchi. He has teaching and administrative experience of more than 18 years with research experience of 4 years. He has published more than 30 technical papers in National and International Journals including the proceedings of National and International conferences. He has also published six text books in the area of Electronics Devices and Circuits and Communication. His area of interest includes Electronics Devices and circuits. At present he is guiding 6 Ph. D. scholars. Currently he is working as a Principal of Thakur College of Engineering & Technology since June 2006.

612