• Jun 14, 2017 News!Vol.8, No.5 has been indexed by EI (Inspec).   [Click]
  • Jul 19, 2017 News!Vol.9, No.4 has been published with online version. 16 peer reviewed articles from 16 specific areas are published in this issue.   [Click]
  • Jun 14, 2017 News!Vol.9, No.3 has been published with online version. 15 peer reviewed articles from 8 specific areas are published in this issue.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2016 Vol.8(2): 122-128 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2016.V8.1030

An Optimal CAM-based Separated BTB for a Superscalar Processor

Lin Meng, Kosaku Fukuda, Takeshi Kumaki, and Takeshi Ogura
Abstract—Branch target buffer (BTB) is an important component for predicting branch target addresses to improve the performance of superscalar processor. However, BTB misprediction increases penalty by using deeper pipelines and larger windows in a current processor. Hence, increasing the accuracy of BTB prediction has become more important. This paper proposes a novel BTB that separates current BTB into conditional branch BTB (CBTB) and non-conditional branch BTB (NBTB). The CBTB uses the current BTB, and the NBTB is added on the current BTB. For optimization the separated BTB, we test NBTB by using two kinds of memory structures. One is static random access memory (SRAM) and the other is content addressable memory (CAM). For the replacement algorithms of CAM, we test a least recently used method and a rotation method. We equip our BTB on FPGA to measure the hardware size and use SimpleScalar to measure the performance. The experiment results show that proposed BTB improved IPC about 3.12% by adding an optimum of 128 entries to the current BTB with a CAM structure, and the optimal replacement algorithm is the rotation method.

Index Terms—Branch target buffer, superscalar processor, FPGA.

Authors are with the Department of Electronic and Computer Engineering, Ritsumeikan University, Kusatsu, Shiga, Japan (e-mail: menglin@fc.ritsumei.ac.jp, {kumaki@fc, togura@se}.ritsumei.ac.jp).

[PDF]

Cite:Lin Meng, Kosaku Fukuda, Takeshi Kumaki, and Takeshi Ogura, "An Optimal CAM-based Separated BTB for a Superscalar Processor," International Journal of Computer Theory and Engineering vol. 8, no. 2, pp. 122-128, 2016.

Copyright © 2008-2015. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@vip.163.com