• Mar 27, 2019 News!Vol.11, No.2 has been published with online version.   [Click]
  • Aug 06, 2018 News!Vol.9, No.1-Vol.9, No.4 have been indexed by EI (Inspec).   [Click]
  • Mar 27, 2019 News!Vol.9, No.1-Vol. 10, No. 6 have been indexed by Crossref.
General Information
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2013 Vol.5(5): 823-829 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2013.V5.805

Modeling and Simulating Network-on-Chip Designs: A Case Study of Fat Tree Interconnection Architecture

Azeddien M. Sllame and Asma Alasar
Abstract—In this paper we describe a fat-tree based Network-on-Chip (NOC) system that composed of processing nodes and communication switches. The IP node contains message generator and buffering. The switch uses wormhole technique which improved by virtual channel mechanism. The switch includes the following essential units: the router, input/output link controller units and arbitration unit. A discrete event simulator has been developed in C++ to analyze the proposed architecture. The obtained results clearly demonstrate both the efficiency and the applicability of fat tree structure to NOC design. In addition, VHDL code for the proposed algorithms has been prototyped in FPGA technology.

Index Terms—Network-on-chip, routing, switching, fat tree.

The authors are with the Computer Department, Faculty of Science, Tripoli University, Tripoli, Libya (e-mail: aziz239@yahoo.com, asma44441@yahoo.com).


Cite:Azeddien M. Sllame and Asma Alasar, "Modeling and Simulating Network-on-Chip Designs: A Case Study of Fat Tree Interconnection Architecture," International Journal of Computer Theory and Engineering vol. 5, no. 5, pp. 823-829, 2013.

Copyright © 2008-2019. International Journal of Computer Theory and Engineering. All rights reserved.
E-mail: ijcte@iacsitp.com