Abstract—In this paper, the authors present implementation of a low power and low area digital Finite Impulse Response (FIR) filter. The we method for reduce dynamic power consumption of a digital FIR filter is use of low power multiplexer based on shift/add multiplier without clock pulse and we applied it to fir filter until power consumption reduced thus reduce power consumption due to glitching is also reduced. The minimum power achieved is 56mw in fir filter based on shift/add multiplier in 100MHZ with 8bits inputs and 8bits coefficients. The proposed FIR filter was synthesized implemented using Xilinx ISE V7.1 and Virtex IV FPGA to target device xc4vlx200 also power is analized using Xilinx XPower analyzer.
—Low Power, shift/add multiplier, barrel shifter.
Bahram Rashidi and Farshad Mirzaei are with the University of Tabriz, Iran (e-mail: firstname.lastname@example.org, Farshad.email@example.com).
Bahman Rashidi is with the Iran University of Science and Technology, Tehran, Iran (e-mail: firstname.lastname@example.org).
Majid Pourormazd is with the University of Shahid chamran kerman , Iran (e-mail: Puorormazd@gmail.com).
Cite: Bahram Rashidi, Farshad Mirzaei, Bahman Rashidi, and Majid Pourormazd, "Low Power FPGA Implementation of Digital FIR Filter Based on Low Power Multiplexer Base Shift/Add Multiplier," International Journal of Computer Theory and Engineering
vol. 5, no. 2, pp. 346-350, 2013.