• Jun 03, 2019 News!Vol.9, No.5-Vol.10, No.3 have been indexed by EI (Inspec).   [Click]
  • Dec 31, 2020 News!Vol.13, No.1 has been published with online version.   [Click]
  • Nov 26, 2020 News!Vol.12, No.6 has been published with online version.   [Click]
General Information
Editor-in-chief
Prof. Wael Badawy
Department of Computing and Information Systems Umm Al Qura University, Canada
I'm happy to take on the position of editor in chief of IJCTE. We encourage authors to submit papers concerning any branch of computer theory and engineering.
IJCTE 2019 Vol.11(6): 112-115 ISSN: 1793-8201
DOI: 10.7763/IJCTE.2019.V11.1253

The Compatibility Analysis of AES Algorithm for Design Portability on FPGA

S. J. H. Pirzada, A. Murtaza, T. Xu, and L. Jianwei
Abstract—The increase in utilization of digital systems for rapid prototyping has compelled researcher to use Field Programmable Gate Array (FPGA) hardware. The Hardware description language (HDL) such as Verilog and VHDL, etc. are utilized for designing digital systems on FPGA. The HDL core can be designed either by the designing a core by indivisual or by using the ready-to-use cores provided by FPGA vendors. The cores provided by FPGA vendors are Intellectual Property core (IP-core) which provides an rapid prototyping option for implementation on FPGA. The IP-core provided by one FPGA vendor cannot be used on other vendors FPGAs. Therefore, designing an HDL core by indivisual provides the design portability on FPGA, as the core designed by indivisual can be used on FPGA of any vendor. Therefore, in scenarios where it is required to have FPGA platform independent solution, an individual designed HDL core is highly recommended instead of IP-core provided by FPGA vendors. Moreover, the licensing is required for many IP-cores; which makes it less feasible for low-cost design as licensed IP-core are available on payment. In this work, the Advanced Encryption Standard (AES) algorithm HDL core design is compared between HDL core designed by individual and IP-core provided by different FPGA vendors. Experimental results show that the comparison of implementations present quite similar results; however, design portability of an HDL core designed by an individual makes it more attractive in contrast to that is available by FPGA vendors.

Index Terms—Advanced encryption standard, field programmable gate array, hardware description language, intellectual property core.

S. J. H. Pirzada, T. Xu, and L. Jianwei are with the School of Cyber Science and Technology, Beihang University, Beijing, China (e-mail: jahanzebp@ hotmail.com, xutg@buaa.edu.cn, liujianwei@buaa.edu.cn). A. Murtaza is with the School of Electronics and Information Engineering, Beihang University, Beijing, China (e-mail: abid_murtaza47@hotmail.com).

[PDF]

Cite:S. J. H. Pirzada, A. Murtaza, T. Xu, and L. Jianwei, "The Compatibility Analysis of AES Algorithm for Design Portability on FPGA," International Journal of Computer Theory and Engineering vol. 11, no. 6, pp. 112-115, 2019.


Copyright © 2008-2021. International Association of Computer Science and Information Technology. All rights reserved.